AD9172BBPZ vs AD9173BBPZ

Bảng so sánh chi tiết giữa AD9172BBPZ và AD9173BBPZ cung cấp những thông tin giá trị về thông số kỹ thuật và các tính năng chính của chúng. Chúng tôi đề cập chi tiết đến các yếu tố quan trọng, bao gồm tuân thủ RoHS, trạng thái REACH, dòng sản phẩm, kiểu lắp đặt, loại bao bì và các đặc điểm liên quan khác. Việc trình bày sự khác biệt cạnh nhau giúp đơn giản hóa việc lựa chọn linh kiện, giúp bạn dễ dàng chọn được tùy chọn tốt nhất cho ứng dụng cụ thể của mình.

Technical review by ETEI Component Engineering Source: manufacturer documentation

Replacement verdict

Compatible functional replacement candidate

The AD9173BBPZ and AD9172BBPZ are functionally compatible dual 16-bit high-speed DACs sharing the same package, pinout, and JESD204B interface, with the AD9173BBPZ offering a higher maximum DAC update rate. The AD9173BBPZ can serve as a drop-in replacement for the AD9172BBPZ in most designs, provided the system clocking and JESD204B link budget are validated against the higher sample rate capability.

Package and Pinout High match
Resolution and Channel Count High match
JESD204B Interface High match
Maximum DAC Update Rate Validation required

Parts at a glance

Part A

AD9172BBPZ

Công ty Analog Devices Inc.

Lifecycle
Active
Stock
2316 PCS
Package
FBGA-144
Series
Specialized ICs
Part B

AD9173BBPZ

Công ty Analog Devices Inc.

Lifecycle
Active
Stock
1777 PCS
Package
FBGA-144
Series
Specialized ICs

Key differences

Rows are prioritized by design impact. Highlighted values require attention during substitution.

Key electrical and mechanical differences between the two devices

Parameter AD9173BBPZ AD9172BBPZ Why it matters
Resolution (DAC Bits) 16 16 Both are 16-bit DACs, so quantization noise and dynamic range are equivalent; not a differentiator.
Maximum DAC Update Rate 12.6 GSPS 12.6 GSPS Identical maximum sample rate means both can synthesize the same wideband signal bandwidths.
Number of DAC Channels 2 2 Dual DAC channels enable I/Q or multi-antenna transmit architectures in both parts.
JESD204B Lane Rate Up to 15.5 Gbps Up to 15.5 Gbps Matching SerDes lane rates ensure the same FPGA/ASIC interface and PCB routing constraints apply.
Interpolation Factor 1x to 48x 1x to 48x Same interpolation range allows identical digital up-conversion and data-rate planning.
Package 144-ball BGA (12 x 12 mm) 144-ball BGA (12 x 12 mm) Identical package and footprint permit drop-in board replacement without layout changes.
Operating Temperature Range -40°C to +85°C -40°C to +85°C Same industrial temperature range supports use in identical environmental conditions.
Supply Voltage 0.95 V, 1.8 V, 2.5 V 0.95 V, 1.8 V, 2.5 V Matching rails simplify power supply reuse and sequencing design between the two parts.

Need help validating a replacement?

Send your BOM and application constraints for technical and sourcing review.

Full specification comparison

Use manufacturer datasheets as the final authority.

Specification AD9172BBPZ AD9173BBPZ
Part Status Active Active
Type RF DAC RF DAC
Applications Wireless Infrastructure Wireless Infrastructure
Mounting Type Surface Mount Surface Mount

Frequently asked questions

What are the key differences between the AD9173BBPZ and AD9172BBPZ?

Both are dual-channel, 16-bit, high-speed DACs from Analog Devices in the same 144-ball BGA package (BGA-144). The primary documented difference is the maximum DAC update rate: the AD9172 supports up to 12 GSPS, while the AD9173 supports up to 12 GSPS as well but is positioned with different channel-mode and interpolation configurations per the respective datasheets. Designers should confirm the exact maximum sample rate, channel count in each mode, and JESD204B lane configuration against the specific datasheet revision before selecting between them.

Are the AD9173BBPZ and AD9172BBPZ pin-compatible?

Both devices are offered in the same 144-ball BGA package (BGA-144), which is the basis for board-level compatibility. However, pin-compatibility must be verified against the pin configuration and ball assignment tables in each device's datasheet, since some balls may carry different functions or supply requirements between the two parts.

Do both parts use the same JESD204B interface?

Yes. Both the AD9172 and AD9173 are JESD204B-compliant high-speed serial interfaces, supporting multi-lane configurations for connecting to FPGAs or ASICs. The exact number of supported lanes, lane rates, and subclass options should be confirmed from the respective datasheets, as the maximum lane rate depends on the DAC update rate and interpolation settings.

What is the resolution and channel count of these DACs?

Both the AD9172BBPZ and AD9173BBPZ are 16-bit dual-channel digital-to-analog converters. Each device integrates two DAC cores with digital signal processing, including interpolation filters and a numerically controlled oscillator (NCO) for frequency upconversion, per the Analog Devices datasheets.

Can the AD9173BBPZ directly replace the AD9172BBPZ in an existing design?

A direct replacement should only be attempted after validating all differences against the manufacturer datasheets, including maximum DAC update rate, interpolation ratios, JESD204B lane configuration, power supply requirements, and any register-map differences. Because the two parts share a package but may differ in supported operating modes, the design's clocking, FPGA link budget, and register initialization must be re-verified.

What package and operating temperature range do these devices support?

Both the AD9172BBPZ and AD9173BBPZ are supplied in a 144-ball BGA package. The industrial temperature range and exact package dimensions should be confirmed from the ordering guide and package outline drawing in each device's datasheet, as these are the authoritative sources for grade and thermal specifications.

Which device should be selected for higher DAC update rate applications?

Selection depends on the maximum DAC update rate and channel-mode requirements documented in each datasheet. Designers should compare the specified maximum sample rate, interpolation options, and JESD204B lane rate limits for the AD9172 and AD9173 against the target application's bandwidth and FPGA interface constraints, and confirm the chosen part's grade in the ordering guide.