Hình ảnh chỉ để tham khảo
HMC835LP6GE
+BOMIC PLL VCO WIDEBAND 40SMD
-
Nhà sản xuấtCông ty Analog Devices Inc.
-
Ông. Phần #HMC835LP6GE
-
Bảng dữ liệu HMC835LP6GE DataSheet
-
Gói QFN-40
-
Có sẵn4361
365 Đảm bảo chất lượng ngày
7*24 giờ dịch vụ quarantee
90-Bảo hành sau bán hàng ngày
Bảo hành sản phẩm chính xác
Thông số kỹ thuật
| thuộc tính | Giá trị |
| Package | Bulk,Strip |
| ProductStatus | Obsolete |
| PLL | Yes |
| Input | Clock |
| Output | Clock |
| NumberofCircuits | 1 |
| Ratio-Input:Output | 1:2 |
| Differential-Input:Output | No/Yes |
| Frequency-Max | 4.1GHz |
| Divider/Multiplier | Yes/No |
| Voltage-Supply | 3.1V ~ 5.2V |
| OperatingTemperature | -40°C ~ 85°C |
| MountingType | Surface Mount |
| Package/Case | 40-VFQFN Exposed Pad |
Tổng quan
Description
Key features:
- Integrated VCO (eliminates external components)
- Low phase noise: -110 dBc/Hz at 100 kHz offset (1 GHz)
- Fast locking: <20 µs typical
- SPI-programmable for flexible frequency control
- 3.3V supply, 6x6 mm LP6 package
Applications include 5G, satellite comms, and frequency synthesis. Its compact design and high performance make it a strong choice for demanding RF systems.
Equivalent
- ADF4351 (Analog Devices)
- LMX2594 (Texas Instruments)
- MAX2870 (Maxim Integrated)
These alternatives offer similar PLL/VCO functionality with varying specs in frequency range, phase noise, and integration. For exact replacements, check datasheets for compatibility with your application.
Features
- Frequency Range: 25 MHz to 3.0 GHz (fractional-N mode)
- Ultra-Low Phase Noise: -110 dBc/Hz at 100 kHz offset (1 GHz output)
- Integrated VCO: Eliminates need for external VCO
- Programmable Output Power: -4 dBm to +5 dBm
- Fast Lock Time: <20 μs typical
- Flexible Inputs: Supports differential/single-ended clocks
- SPI Interface: For easy digital control
- Low Power Consumption: 300 mW typical
- Small Form Factor: 6x6 mm QFN package
Ideal for wireless infrastructure, test equipment, radar, and satellite communications.
Pinout
Key functions:
- RF Output (Pin 38): Delivers the synthesized frequency.
- Reference Input (Pin 5): Accepts an external reference clock.
- SPI Interface (Pins 1, 2, 3, 4): For configuration (SDIO, SCLK, SEN, SDO).
- Power Supply (Pins 6, 7, 8, 9, etc.): Requires +3.3V for core and VCO.
- Lock Detect (Pin 37): Indicates PLL lock status.
Other pins include ground (GND), charge pump (CP) output, and auxiliary functions.
[Exact count: 40 pins]