Hình ảnh chỉ để tham khảo
EPM9320LC84-15
+BOMIC CPLD 320MC 15NS 84PLCC
-
Nhà sản xuấtAltera
-
Ông. Phần #EPM9320LC84-15
-
Bảng dữ liệu EPM9320LC84-15 DataSheet
-
Có sẵn6694
365 Đảm bảo chất lượng ngày
7*24 giờ dịch vụ quarantee
90-Bảo hành sau bán hàng ngày
Bảo hành sản phẩm chính xác
Thông số kỹ thuật
| thuộc tính | Giá trị |
| Series | MAX® 9000 |
| Part Status | Obsolete |
| Digi Key Programmable | Not Verified |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 15 ns |
| Voltage Supply - Internal | 4.75V ~ 5.25V |
| Number of Logic Elements / Blocks | 20 |
| Number of Macrocells | 320 |
| Number of I/O | 60 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 84-LCC (J-Lead) |
| Supplier Device Package | 84-PLCC (29.31x29.31) |
| Base Product Number | EPM9320 |
| Number of Gates | 6000 |
Tổng quan
Description
The EPM9320LC84-15 provides flexible I/O configurations, allowing designers to implement a variety of digital logic functions efficiently. It supports multiple voltage levels, making it compatible with various systems. The device is programmed using the Quartus software, which allows for easy design entry, synthesis, and verification.
Key features include low power consumption, non-volatile memory, and built-in configuration options, making it ideal for applications in consumer electronics, automotive, and industrial systems. Overall, the EPM9320LC84-15 is a versatile solution for developers seeking reliable and adaptable programmable logic solutions.
Equivalent
1. Lattice iCE40 series CPLDs.
2. Xilinx XC9500 series CPLDs.
3. Microsemi (formerly Actel) ProASIC or Fusion series.
When searching for equivalents, consider the logic density, package type, and speed grade to ensure compatibility for your application. Always verify specifications based on your specific needs.
Features
1. Logic Elements: It contains up to 20,000 usable logic gates with a flexible architecture for implementing complex digital designs.
2. I/O Pins: Offers a maximum of 84 I/O pins, supporting various I/O standards for interfacing with other devices.
3. Speed Grade: Rated at 15 ns, providing efficient performance for timing-critical applications.
4. Programmable: Utilizes a reconfigurable architecture that allows developers to program and customize logic functions using hardware description languages (HDLs).
5. Power Consumption: Designed for low power consumption, making it suitable for battery-operated and energy-sensitive applications.
6. Built-in Features: Includes support for register configurations, counters, and finite state machines (FSMs).
These features make the EPM9320LC84-15 ideal for a range of applications, such as digital signal processing, control systems, and data routing.
Pinout
The pin count is 84, and the device features a range of functionalities including programmable I/O pins, dedicated clock inputs, and configuration pins. It supports up to 20,000 usable gates and offers various logic resources, including macrocells that can be configured for different logic functions.
The device is designed for applications such as glue logic, data path functions, and simple state machines, providing flexibility and integration in digital circuitry. The EPM9320LC84-15 operates at a maximum frequency of 15 ns, making it suitable for moderate-speed applications.
Manufacturer
The EPM9320LC84-15 is a CPLD, which means it is designed for applications that require moderate logic capacity and flexibility for digital circuit design. Altera's products are widely used in various industries, including telecommunications, automotive, aerospace, and consumer electronics, providing solutions that enable rapid prototyping and customized hardware functionality.
Altera was acquired by Intel in December 2015, which has allowed for an expanded integration of Altera’s programmable logic technology with Intel's advanced manufacturing and processing capabilities. Overall, Altera/Intel focuses on innovation in the field of reconfigurable computing, offering tools and solutions for engineers and developers in the digital design landscape.